PLL effects

PLL/DLL will synchronize internal clock to external clock. Aim is to have zero delay between clock edges at Logic elements and external clock edge

Routing

Q

LUT

Dedicated Clock pin

Clk_ext

Clk_int

Want a ‘zero-delay’ clock, no difference in edge arrival times of clock edges at ‘Clk_ext’ and ‘Clk_int’.

Previous slide

Back to first slide

View graphic version