Setup Time for Logic Element
Typically, the setup time specification for an external data input already accounts for the LUT delay since the data input has to pass through the LUT on its way to the D input.
The altera spec is a bit confusing - my best guess is that Tsu includes the LUT delay. There is no doubt that the Xilinx Virtex Tsu spec includes the LUT delay.