

MAX+PLUS[®] II GETTING STARTED



2001 10 4 / Version 2.0...

MAX+plus II Digital

, Schematic Capture ... MAX+plus II , IC CPLD FPGA ... (Logic) ... ALTERA PLD FLEX10K Series EPF10K10QC208-4 ... MAX+plus II Project , Schematic , Design Compilation, Simulation ...

...

,

MAX+plus II

7

		MAX+plus II			
Directory	Folder		MAX+plus II	Directory	
		۳C: ا	『D:』가		,
^r C:\max2w ^r L:\max2w	vork\exp』 ork\exp』	^r D:\max Directory	k2work\exp』	Directory Directory	

"4-Bit Binary Up/Down Counter with Synchronous Load (LDN), Asynchronous Clear, and Asynchronous Load (SETN)" 8-Bit Binary Counter



PC	MAX+plusI1	10.1	1	Windows
95/98/NT/2000	->	(P) -> Altera -> N	/AX+plus II 10.1	
MAX+plus II				



Figure 1 MAX+plus II

MAX+plus II		2
	Project	2
"Untitled1"		



Figure 2 MAX+plus



Figure 3 MAX+plus II

Toolbar

2

Graphic Design File

- 2 (Schematic Capture)
 - Project Graphic Editor

.

- 1. (Project name) .
- 2. (New file) .
- 3. Schematic

.

- 4. Logic (Symbol) .
- 5. Symbol
- 6. (input pin) (output pin)

.

.

- 7. Node Bus
- 8. Pin
- 9.
- 10.Target Device .
- 11.FileCompilerErrorCheck. (DesignRule Check.)
- 12.File Close .

Project . 4



.

MAX+PLUS II GETTING STARTED

Figure 4 Project

4 Name... Project 5 Project

Project Name		×
Project <u>N</u> ame: <mark>; *.adf; *.pof; *</mark>	.sof; *.jed; *.xnf; *.sch; *.vhd	; *.v
Directory is: Ic:\		
Projects:	<u>D</u> irectories:	
	🗁 c:\	
	📩 cad	
	🛅 compaq	
	Cygwin	
	database	
	discover	-
	Dri <u>v</u> es:	_
1	🖃 C:	•
Show Only <u>T</u> ops of Hierar	chies	
<u>0</u> K	<u>C</u> ancel	

Figure 5 Project

"Drives:" "Directories:" (L:\max2work\exp) . "Project Name:" Project 8counter .

Project Name	×
Project <u>N</u> ame: 8count	
Directory is: I:\max2work\exp	
Projects:	Directories:
Show Only Tops of Hierarch	Drives:
	<u>C</u> ancel

Figure 6 Project

(8count)

ОК

7

Project

PLDWorld.com

•



Figure 7 [MAX+plus II] Submenu [Graphic Editor]

	Schematic		File				
7	MAX+plus II	Submenu	<u>G</u> raphic Editor		8		

.

MAX	X+plus Fplus II	Ele	edit.	<mark>ж2wo</mark> Ујем	<mark>k Wex</mark> g Symbol	Wilco Assig	n U	tilities	Optio	ns y	(ndow	Help				-					1	- D X
	2	8	8		-	?		6 6	8	2,	8		A	đ	<u>م</u> ا		2 3	3	2	Tahoma	•	8
D:	🕼 Unt	Rled2	- Gr	aphic E	ditor													<u></u>				
A																						
1																						
2																						
ã																						
Q																						
E																						
-																				7 💿		
*																						
																			Ŀ.			
	<u>.</u>	-	-	-	-	-	-	-	-	-	-		-		-		-	ŧ,	L	J		

.

Figure 8 Graphic Editor

Graphic Editor 가 [Save As....]

Menu [File]

Save As	×							
File <u>N</u> ame: 8count.gdf								
Directory is: I:\max2work\exp								
<u>Files:</u> *.gdf	<u>D</u> irectories:							
	I:\ ► max2work							
	exp							
	Drives:							
Automatic Extension:	.gdf 💌							
<u>0</u> K	Cancel							



Project , gdf . 8count.gdf . OK 10 가 Graphic Editor .

.

MAX+p	+plus lus II	II - b File	Winn Edit	w2wo View	rk Wexp Symbol	Wilco Assia	unt n Utikk	s Op	tions	Winds	ow H	elp			-				_	
		8	36	1		?	▲ 🖪	6	8 🖻	1		a) Z		8	2	3 3	Tahom	а -		8
	Con	unt.g	df - G	raphic	Editor										J					
* 1																	1 1			
																1	2			

Figure 10 8count.gdf Schematic

Graphic I	Editor	Symbol					
가		Graphic	Editor			11	
	[Symbol]		[Enter	Symbol	Double-Click]		, <u>Graphic</u>
Editor							

4-Bit Binary Up/Down CounterSymbol Name4countEnterKeyOK.

MAX+plus II - EWmax2work Wexp W8count - [8count.gdf - Graphic Editor]	_DX
🙀 MAX+plus II File Edit View Symbol Assign Utilities Options Window Help	<u>_@×</u>
🗋 🗃 🖬 🍯 X 🗠 🖻 🚺 Enter Symbol 🚫 Ouble-Clok 🗋 🔝 🤉 🖬 🚳 🖓 🕱 🎘 🏅 Tahoma	- 8
Edit Borts/Parameters Orl+M	
Lipdate Symbol	
A	
0	
+2	
1964 - Contract - Cont	
	-
	<u> </u>
Enters a symbol into the current Graphic Editor Ne	

Figure 11 [Symbol]

[Enter Symbol...

Double-Click]

Enter Symbol 가	
MAX+plus II	Symbol Name Symbol Libraries
. Symbol Name 가	Symbol Name
Gate \maxplus2\max2lib\prim \maxplus2\max2lib\mega lpm S	12 Symbol Libraries \maxplus2\max2lib\mf symbol Libraries
<u>Symbol</u> Libraries Syr Symbol	nbol Name Symbol <u>F</u> iles:
symbol Megafunctions/LPM, Old-Style Macrofunctio	MAX+plus II HELP Menu ons, Primitives .
Enter Symbol 💌 Symbol Name: 🎽	
MegaWizard Plug-In Manager	
I:\max2work\exp c:\cad\altera\maxplus2\max2lib\prim c:\cad\altera\maxplus2\max2lib\mf	
Directory is: I:\max2work\exp Symbol Files: Directories:	
Encotonics. ☐ I:\ ☐ max2work @ exp	
Dri <u>v</u> es	
OK Cancel	
Figure 12 Symbol Name	
12 \maxplus2\max2lib\pri	m 13

PLDWorld.com

Enter Symbol		
Symbol <u>N</u> ame: <mark>1</mark>		
MegaWizard Plug-In Manager		
Symbol Libraries:		
I:\max2work\exp c:\cad\altera\maxplus2\max2lib\prim c:\cad\altera\maxplus2\max2lib\mf		
Directory is: I:\max2work\exp		
Symbol Files: Directories: and12 and2 and3 and4 and6 and8 band12 maxplus2 band2 max2lib band3 Drives Image: Construction of the symbol state of the sym		
Figure 13 Primitives Libraries Symbol		
13 Symbol Files	Symbol	Symbol <u>F</u> ile Box
Symbol OK	Graphic Editor	Symbol 가
13 Symbol Files Box \maxplus2\max2lib\prim sym	가 nbol	Gate 가 .





Symbol Name	4count	OK	16
5			

MAX+plus II - KWmax2wark Wexp W8count - [8count.gdf - Graphic Feltor]	_0×
	• 8
4count	-
-c SETN	
1 COUNTER	_
	_
	_
	ك.
4	<u> </u>

Figure 16 4count

	4count			
Сору	가			
		Paste	가 ,	4count 가
_	Ctrl Key		4count Symbol	, ,
Drag	`			. (가
	.)			

.

MAX+plus II - LWmax2workWexpW8count - [8count	gdf - Graphic Editor]			_DX
MAX+plus II Bie Edit Yew Symbol Assign Utilities	Options Window Help			@X
	5 🖻 🎜 🔝 🗛 🕾		Tahor	na <u> </u>
Da .				-
A	-d LON			_
	A .			
	B QA			
0	CN 60			
	DNUP COUT			
0	-C SETN			
S	- CUK			
	1 COUNTER			
+				
	Acount			
-***	-d row			
	_ CN 60 _			
	DNUP COUT			
	C CLEN			
	С			
	2 COUNTER			-1
4		-		<u> </u>



.



C MARIA DA T. Die Ch. Have Suched Action Million College Mitchen Mile	
Se MAX+pus II He Eat yew ymool Bissign Loines (poors Wnoow Hep D =2 D 25 Y D ≤ E1 ym 10 A R S CA 10 2 Ch D X E1 65 G @ @ @ 2 Tahana	- 8
	1
4count	
-C LON	
_ c 00	
	-
C 3 PN JAAME C SETN PN JAAME	
1 COUNTER PN NAME	-
PN_NAME	
Acount PIN NAME	
_ C 69	
DNLP COUT	
-C SETN	
2 COUNTER	-1
<	<u> </u>







PLDWorld.com

MAX+plus II - EWmax2workWexpW8count -	- [8count.gdf - Graphic Editor]	_ D X
5 MAX+plus II Ble Edit Yew Symbol Assign	Utilities Options Window Help	_@×
🗋 🗃 🖬 🚳 🕺 🖻 🖻 💌 🕺 🛆	🖻 🕾 😕 🦽 🔝 🔊 🧸 📓 📾 🕼 🧏 🌋 🌋 🖀 Tahoma	- 8
	CN CUT CLICN CLICN CN COUNTER CN COUNTER CLICN CLICN CLICN CLICN CLICN CLICN CLICN CLICN CLICN COUNTER COUNTER	
	A COUNT A B QA CUTNUT PIN, NAME C GB CUTNUT PIN, NAME D QC CUT PIN, NAME CN GO CUTNUT PIN, NAME CN GO CUTNUT PIN, NAME CN CUT CUTNUT PIN, NAME CLK CUTN CLK	

Figure 19 Graphic Editor

- 19 INPUT PORT OUTPUT PORT
- Port PIN_NAME Button PIN_NAME

.

cin, dndp, clk q1, q2, q3, q4, q5, q6, q7, q8, cout . Pin 20 .



Figure 20 Pin Name

PLDWorld.com







MAX+plus II - kWmax2work Wexp With	ount - [8count.gdf - Graphic Editor] Assign Utilities Options Window Help	-0×
	Device Prolocation/Chip Jiming Requirements Clause Logic Qptions Connected Pins Cognected Pins Connected Pins Local Routing Connected Pins Global Project Device Options Connected Pins Global Project Device Options Summer q4 Global Project Concernents Global Project Concernents Global Project Logic Synthesis Rannets Ignore Project Assignments Back-Annotate Project Convert Obsolete Assignment Format Convert Obsolete Assignment Format	
Assigns logic in the current project to	B QA QUITHOT OS C GB QUITHOT OS D QC QUITHOT OS CN GO QUITHOT OS DNLP COUT OUT OUT OC CN GO QUITHOT OS DNLP COUT OUT OUT OUT OUT OUT OUT OUT OUT OUT	

Figure 22 PLD DEVICE

Dev	ce	Device F	Family 가 AUTO
· 22 As FLEX10K Series	sign Device EPF10K10QC208-4	23	Device OK .

Device	×
Top of Hierarchy: c:\\test\test\test2.gdf	<u>0</u> K
Device Family: FLEX10K	<u>C</u> ancel
De <u>v</u> ices: EPF10K10QC208-4	Auto Device
EPF10K10TI144-4	Device Options
EPF10K10QC208-3 EPF10K10QC208-3 EPF10K10QI208-4	Migration Device
Show Only Fastest Speed Grades	<u>E</u> dit Chips >>
Maintain Current Synthesis Regardless of Device or Speed	<u>G</u> rade Changes

Figure 23 DEVICE

PLDWorld.com

, 23	EPF10KQC208-4	
EPF10KQC208-3 .	24	Fastest Speed
Grades		

Show Only Fastest Speed Grades

Figure 24 가 Option Device

"Show Only Fastest Speed Grades" 23 Disable EPF10KQC208-4 가 EPF10KQC208-4 OK . FLEX10K10 Series EPF10K10QC208-3 가 Speed 가 EPF10K10QC208-4 Performance 가 . Chip 가 . Design Rule Check Schematic

25 . .

MAX+plus II	Elle Edit View Symbol A	ssign Utilities	Options Window Help		
	Project New Open Delete File Retriege	Ctrl+O	Mame Set Project to Current File Save & Check Save & Compile Saye & Simulate Save, Compile & Simulate	Cbrl+J Tahoma Cbrl+Shft+J Cbrl+K Cbrl+K Cbrl+K Cbrl+K Cbrl+K Cbrl+K Cbrl+K Cbrl+K Cbrl+K Cbrl+K Cbrl+K Cbrl+K Cbrl+K	- 8
	Qose Save Save & Info Sige Create Default Symbol	Ottl+F4 Ottl+S Ottl+I	Brthive 1 I: Wmax2work Wexp W8count 2 c: WcadW_fae Wtest W8count W8count 3 c: WcadW_fae Wtest Wtest I 1 c: WcadW_fae Wnlosuert Wuert 1	02 q3 q4	
•	Edit Symbol Create Default Include Pile Print Print Setup Herarchy	Otrl+P			
	Mega/Wigard Plug-In Manago Egit MAX+plus II	Alt+F4	B QA C GB D GC CN GO DNUP COUT	oursunt of oursunt of oursunt of oursunt of oursunt of oursunt of oursunt of oursunt of oursunt of	
			CLK CLK 2 COUNTER		

Figure 25 Design Rule Check

File -> Project -> Save & Check

PLDWorld.com

.



Figure 26 Design Rule Check



Figure 27Design Rule Check 7

	Error	Warning Message	Message Processor
Message			
Error , Warning Warning	Me	ssage	Warning

26 27

.



Graphic Editor

🍘 MAX+plus II Manager - e					
MAX+plus II File	<u>A</u> ssign				
<u>H</u> ierarchy Displ	ay				
<u>G</u> raphic Editor					
Sym <u>b</u> ol Editor					
<u>T</u> ext Editor					
Waveform Editor					
<u>F</u> loorplan Editor					
<u>C</u> ompiler					
Simulator					
Timing <u>A</u> nalyzer					
<u>P</u> rogrammer					
Message Proce	essor				

Figure 28 Compiler

MAX+plus II (Module) Utility Project (Error) Logic Synthesize Project ALTERA Chip Fitting • File Project Design File . Compiler 29 .

PLDWorld.com

Scompiler 🖉						_ 🗆 ×
Compiler Netlist Extractor	Database Builder	Logic Synthesizer	Partitioner	Fitter	Timing SNF Extractor	Assembler
			¥			
0			50			108
č						
		Start		Shi		
		Dian		1371	25 () · · ·	

Figure 29 Compiler





Compiler

30

Compiler Netlist Extractor	Database Builder	Logic Synthesizer	Partitioner	Fitter	Timing SNF Extractor	Assembler
enf			X		<u></u>	
D C		Start	50	Stor	o/Show Status	100

.

Figure 30 Compiler

30		Compiler	Partition	
Module		31	Windows	가
	가			

MAX+plu	s II - Compiler 🛛 🗶
٩	Project compilation was successful 0 errors 0 warnings
	ОК

Figure 31 Compile

ı		(warning)	(error)가		ALT	ERA	Help	-1	
				31 Desig	n Dul	a Charl	k 71	가	
	Compile			Desig	n Ku	e checi			
			•						
	Timing SNF								
•	Extractor	- Compile		Timing	SNF	Extract	or		Icon
	Stimulus 7	ŀ	가		.)	. (Sir	nulation	





.

Timing Simulation



Eloorplan Editor <u>C</u>ompiler <u>S</u>imulator Timing <u>A</u>nalyzer <u>P</u>rogrammer <u>M</u>essage Processor

Figure 32 Waveform Editor

가

Waveform

4

<mark>ем</mark> 19 М	<mark>X+plus II - k₩</mark> AX+plus II - Ble	Edit View Node Ass	unt - <mark>(Untitled) -</mark> gn Utilities Optio	Waveform Er	litor) Help			
	2 🖬 🚳 🕑) 🗈 🖻 🗠 🕅 ,	🛆 🗟 🗟 😫 🖆	9 💰 🔝 🤅	a 🔉 🖬	ũ 🔒	18 × 19 × 19 × 19 × 19 × 19 × 19 × 19 ×	BR 87. QC
Da	Ref: 0.0ns	+ +	Time: 0.0ns		Interval:	0.0ns		
Α			0.0ns					
30	Name:	Value:		60.0ns	120.0	lńs	180,0ns	240.0ns
M M M M M M M M M M M M M M M M M M M								
	×	1						1

Figure 33 Waveform Editor

가 Node . , Node -> Insert Node ; Node Name , Node -> Enter nodes from SNF ; SNF file Node . 35 Window 가 .



Figure 34 Node

Enter Node From SNF...

Enter Nodes fr	om SNF		×
Node / Group:	×		List
A <u>v</u> ailable Nod	es & Groups:	<u>S</u> elec	ted Nodes & Groups:
T			I
_ Type		Pro Pro	eserve Existing Nodes
🔽 Inputs	<u>R</u> egistered	□ S <u>h</u>	ow All Node Name Synonyms
✓ Outputs	Co <u>m</u> binatorial		
🗖 <u>G</u> roup	🗖 Memory Bit		
	☐ Memory <u>W</u> ord	<u>K</u>	Cigar Cigar

Figure 35 Enter Node From SNF

Windo "=>" But Wavefor	w List Buttor ton No m Node	n ode .	node	OK Button
Pin	Port	Node	Available Nodes Simu	& Groups: lation
Type 가 .		Check	(List)	Node
	Port	7ŀ Port	"=>" Button	가
	Node 가			
File menu Name>.scf가	"Save as"			<project< th=""></project<>

In/Out Node 가 Waveform Editor Window .

	+plus II - k₩mar +plus II Ble Ed	K2work Wexp Wilcon t yew Node Assi	Int - [Scount acf - Waveform Editor] 모르치 gn [Utities Options Window Help 모르히 다 주 주 문제 22 유지 A RA SE A 19 국 14 대 주 다 주 다 주 주 문제 22 유지
	ef: 0.0ns	••	Time: 0.0ns Interval: 0.0ns
BE N	ame:	Value:	150.0ns 300.0ns 450.0ns 600.0ns 750.0ns 900.0ns
	🛏 dndp	T 0	
	🛏 clk	0	
	🛏 cin	0	
Q	i≱ q8	×	
9	₽ q7	×	
<u></u> _	i≱ q6	×	
<u>-</u>	i≱ q5	×	
X	⊯ q4	×	
Z -	i≱ q3	×	
INV -	i≱ q2	×	
20-0	i≱ q1	×	
XC -0 XC XE XE	D cout	×	

Figure 36 /

Icon	Toolar	Pin
Stimulus Vector		Icon

•

Grid Size... grid size 30ns , Option 37 Waveform .

- Grid
- Waveronn Waveform Editor Stimulus Grid , Clock Grid 가 ½ Period 가 (Block .) MAX+plus II Option "Snap to Grid" "Snap to Grid" Clock 가 Grid Check .

	AX+plus II - c:₩ MX+olus II - Ele	cadW_FaeWtestW8con Edit Wew Node Assi	unt Wilcount - [Unti m Utilities Options	Hed3 - Wavefor Window Help	m Editor]			그리고 그려지
		BR - N 4	68888	a 1 1 1		1 7.A.3	2 BB 8%	<u>a</u>
D	Ref: 0.0ns	+ +	Time: 0.0ns	inte	rval: 0.0ns]	-
A			0.0ns					
36	Name:	Value:	30.0ns	60.0ns	90.0ns	120,0ns	150.Dns	180.Dns
	dndp	T 1						
	💴 – clk	0						
	💴 – cin	1						
0	-@# q6	×						
9	-cor q7	×						
12	- 💷 q6	×						
0 1r	-@ q5	×						
÷	-cor q4	×						
2000 Z	- 💷 q3	×						
INZ.	- ga q2	×						
20	- @ q1	×						
)(C	cout	×						
Xœ								
XR			-					
	1							ك.

Figure 37 Stimulus

Waveform Editing 가 .

가 Simulation , Simulation MAX+plus II S/W Main Menu MAX+plus II -> Simulator Simulation .

38 Simulation Timing Simulation , Waveform File Simulation Input: . Waveform Start Time: End Time:

MAX+plus II - I:Wmax2workWexpW8count -DX MAX+plus II Elle Assign Options Initialize Window Help ▶ = = = X № € ∽ ₩ ▲ € 5 8 2 3 1 2 2 2 8 5 6 9 리미치 Simulator: Timing Simulation Simulation Input: 8count.scf Simulation Time: 0.0ns Start Time: 0.0ns End Time: 1.0us Use Device Oscillation 0.0ns Setup/Hold Glitch 0.0ns Check Outputs 50 100 Open SCF Pause Stop Start E I <u>eo x</u>

MAX+PLUS II GETTING STARTED

Figure 38 Simulator

<u>S</u> tart	Button Ope<u>n</u> SCF button		Simulator 가 Simulation	, Simulation Waveform	n m	Simulation	
:	39	Simulation	Target Device	Delay	Timing	Simulation	



Figure 39 Simulation



MAX+plus II						
Compile		Hardware		FPGA	CPLD	Configuration
Program					Hardwa	are 가
			가			
가 ALTERA PLD	S/W					

- 2000-12-4 Ver 1.0: Initial Release... (:)
- 2001-10.4 Ver 2.0: , (:)

가