


Q1

$$\begin{aligned}
 F &= AB\bar{C} + A\bar{B}\bar{C} + ABc + \bar{A}\bar{B}c \\
 &= A\bar{C} + ABc + \bar{A}\bar{B}c \\
 &= A(Bc + \bar{C}) + \bar{A}\bar{B}c
 \end{aligned}$$




A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



Q2

N unsigned $\geq 4 \geq 0$ \therefore possible values: 0, 1, 2, 3, 4.
 Therefore 3-bits is sufficient to represent $N = N_2 N_1 N_0$




Total Area = $3FA + 2HA$

Delay = $AND_{delay} + 2FA_{delay} + 2HA_{delay}$

Q3

COEN 6501 DEC 2014



State Assignment

idle	00
Shift	01
Shift & Add	10
Stop	11

$y_2 y_1$	$y_2^+ y_1^+$	Output, S						
$y_2 y_1$	00	01	10	11	00	01	10	11
00	01	10	11	11	0	0	1	1
01	01	10	11	11	0	0	1	1
10	11	11	11	11	0	0	1	1
11	01	10	11	11	0	0	1	1

NL	$y_2 y_1$	00	01	11	10
00	00	0	1	1	1
01	01	0	1	1	1
10	10	1	1	1	1
11	11	1	1	1	1


$$y_2^+ = y_2 + N + L$$

NL	$y_2 y_1$	00	01	11	10
00	00	1	0	1	1
01	01	1	0	1	1
11	11	1	1	1	1
10	10	1	1	1	1

$$y_1^+ = y_1 + N + \bar{L}\bar{N}$$


NL	$y_2 y_1$	00	01	11	10
00	00		1	1	
01	01		1	1	
11	11		1	1	
10	10		1	1	

$$S = N$$



Q4)

COEN 650 Dec 2014



a) All the paths

3

- Path 1: $u_2 \cdot u_{10} \cdot u_{11}$
- Path 2: $u_2 \cdot u_3 \cdot u_6 \cdot u_7 \cdot u_8$
- Path 3: $u_8 \cdot u_9 \cdot u_{10} \cdot u_{11}$
- Path 4: $u_8 \cdot u_1 \cdot u_2$
- Path 5: $u_8 \cdot u_6 \cdot u_7 \cdot u_8$
- Path 6: $u_8 \cdot u_5 \cdot u_7 \cdot u_8$
- Path 7: $u_{11} \cdot u_{10} \cdot u_{11}$
- Path 8: $u_{11} \cdot u_4 \cdot u_1 \cdot u_2$
- Path 9: $u_{11} \cdot u_4 \cdot u_5 \cdot u_7 \cdot u_8$

This is the critical path 3-96

Paths to be analyzed are path 2 and path 9 as others are within the same range

4

Path 2 $C_L = \frac{0.1(1.5+1) + 0.2(2) + 0.1(2) + 0.08(1) + 0.15 + 0.05(2) + 0.14(1) + 0.24}{+ 0.05(2) + 0.14(1) + 0.24} = 2.09$

Path 9 $C_L = \frac{0.1(1.5+1) + 0.2(2) + 0.1(2+2) + 0.08(2) + 0.15 + 0.05(2) + 0.14(1) + 0.24}{+ 0.05(2) + 0.14(1) + 0.24} = 2.32$

Path 9 is selected but Paths 6 and Path 3 almost equal.

$T_{Max} = T_{cq} + T_{CL} + T_{su} = 1.5 + 2.32 + 1 = 4.82 ns$

Frequency = $\frac{10^9}{4.82} = 207 MHz$

c)

Set-up
Slack time = $t_{required} - t_{arrival} - t_{setup}$
Critical for u_2 is path 8

8578

3

$T_{CL} = \frac{1.5 + 0.1(1+2) + 0.2(2) + 0.15 + 0.1(2+2) + 0.08(2) + 0.24 + 0.05(2) + 0.14}{+ 0.05(2) + 0.14} = 3.39$
set-up slack = $4.82 - 3.39 - 1 = 0.43 ns \rightarrow 0.57$

Hold-time slack time

$T_{hold} < t_{cqmin} + C_Lmin - t_{hold}$

Path 4 is the shortest path $u_8 - u_1 - u_2$

$T_{CLmin} = \frac{1.5 + 0.1(2) + 0.2(1) + 0.24 + 0.05(2) + 0.14(1)}{+ 0.05(2) + 0.14} = 2.38$
hold slack $< 2.38 - 1 = 1.38$

Q5

COEN 6501

DEC 2014

a) Arrival time @ point B

$$T_{\text{arrival B}} = 2 + 0.45(1+2+3) + 0.4 + 0.35 * (4) = 6.9 \text{ ns}$$

$$T_{\text{arrival C}} = 2 + 0.45(1+2+3) + 0.2 + 0.15(4) = 5.5 \text{ ns}$$

$$\text{Required Time @ B} = T_{\text{setup}} = 20 - 1 = 19 \text{ ns}$$

$$\text{Required Time @ C} = T_{\text{setup}} + t_{\text{skew}} = 20 - 1 + 2 = 21 \text{ ns}$$

$$\text{Slack @ B} = 19 - 6.9 = 12.5 \text{ ns}$$

$$\text{Slack @ C} = 21 - 5.5 = 15.5 \text{ ns}$$

	Arrival	Required	Slack
B	6.5	19	12.5
C	5.5	21	15.5

b) There are 5 paths of which D2 → U3 → D1 is critical

$$t_c = 0.45(1+2+3) + 0.4 + 0.35 * (4) = 4.4 \text{ ns}$$

$$\text{Max Delay } T_{\text{cq}} + T_{\text{q}} + T_{\text{ndp}} = 2 + 4.9 + 1 = 7.9 \text{ ns}$$

Delay due to temp.

$$T_J = 25 + 1.5 * 30 = 70^\circ\text{C}$$

$$k_T = \left(\frac{70 + 273}{25 + 273} \right)^{1.5} = 1.23$$

$$\text{Max delay } T_{\text{max}} = 7.9 * 1.23 \text{ ns} = 9.72 \text{ ns}$$

$$\text{frequency} = \frac{1}{9.72} = 102.8 \text{ MHz}$$

c) Max frequency with -2 clock skew, since only D3 has a skew w.r.t D2, Path D2-U1-D3 becomes the critical Path

$$T_{\text{max}} = 8.5 + 2 + 1 = 11.5$$

$$8.5 * 1.23 = 10.455 \text{ ns}$$

$$f_{\text{max}} = \frac{103}{10.455} \text{ MHz} = 98.5 \text{ MHz}$$

Q6

COEN 6501 DEC 2014

a) See notes

Start by use ieee.std_logic_1164.all

define entity adder

define 2 components Half Adder & OR gate

define all signal within the architecture

Port map components

define entity test stimulator
at behavioral level using process

Define test bench

Components within test bench

Port map components.

b)

