

	Jiri Gaisler - ESTEC/WS	
Title	ERC32 Evaluation board - top schematic	
Size B	Document Number ERC32EV1-A	Rev 1.0
Date: Wednesday, May 01, 1996	Sheet 1 of 13	



Jiri Gaisler - ESTEC/WS		
Title: Address buffers		
Size: A	Document Number: ERC32EV1-A	Rev: 1.0
Date: Wednesday, May 01, 1996	Sheet 2 of 13	


J8
RESET 19 C0
OE0 18 C1
BA0 17 C2
SYSERR 16 C3
ROMBEN 15 C4
ALE 14 C5
HALT 13 C6
CB0 12 C7
CB1 11 C8
CB2 10 C9
CB3 9 C10
CB4 8 C11
CB5 7 C12
CB6 6 C13
SYSRESET 5 C14
MEMWR1 4 C15
SCLK1 3 CLK
20 GND
LPOD
RESET
MEXC
MDS
MHOLD
BHOLD
DOE
COE
AOE
CPU0
AOE
COE
DOE
BHOLD
MHOLDA
MDS
MEXC
HALT
RESET
IRL[3:0]
FLOW
601MODE
FLOW
601MODE
602MODE
CLK
TCLK
TRST
TMS
TDI
CMODE
TCLK
TRST
TMS
TDI
CMODE
A[31:0]
D[31:0]
ASI[7:0]
SIZE[1:0]
APAR
ASPAR
DPAR
IMPAR
LOCK
RD
WE
WRT
LDSTO
INULL
DXFER
INTACK
FHOLD
FCCV
ERROR0
IUHWERR0
IUCMPERR1
FPUHWERR0
FPUCMPERR1
TDO
ERROR1
IUCMPERR0
FPUCMPERR0
IUHWERR1
FPUHWERR1
CPU
A[31:0]
D[31:0]
ASI[7:0]
SIZE[1:0]
APAR
ASPAR
IMPAR
LOCK
RD
WE
WRT
LDSTO
INULL
DXFER
INTACK
FHOLD
FCCV
IUERROR0
IUHWERR0
IUCMPERR1
FPUHWERR0
FPUCMPERR1
MECTDI
IUERROR1
IUCMPERR0
FPUCMPERR0
IUHWERR1
MEC0
A[31:0]
D[31:0]
ASI[3:0]
SIZE[1:0]
APAR
ASPAR
DPARIO
IMPAR
LOCK
RD
WE
WRT
LDSTO
INULL
DXFER
INTACK
EXTHOLD
EXTCCV
IUERR
IUHWERR
IUCMPERR
FPUHWERR
FPUCMPERR
TDI
EXTINT0
EXTINT1
EXTINT2
EXTINT3
EXTINT4
DMAREQ
BUSRDY
BUSERR
SYSHALT
NOPAR
SYSRESET
TCLK
TRST
TMS
RXA
RXB
DMAAS
PROM8
ROMWRT
CLK2
WDCLK
MEC
VCC
NOPAR
SYSRESET
RXA
RXB
X1
OSC
8
CLK2
OSC
U14A
D0
IOSEL0
SYSERR
D
CLK
PR
CL
Q
QI
NBEAM
7474
AOE
COE
DOE
BHOLD
MHOLD
MDS
MEXC
CPUHALT
RESET
IRL[3:0]
ALE
ROMCS
ROMBEN
MEMCS[9:0]
MEMWR[1:0]
CBWR[1:0]
CB[6:0]
OE[1:0]
BA[1:0]
RAMBEN
MEMBEN
DDIR
IOSEL[3:0]
IOWR
IOBEN
DDIRN
EXMCS
DMAGNT
EXTINTACK
DRDY
SYSERR
SYSAV
TXA
TXB
TDO
SCLK[1:0]
MECHWERR
DPAR
A[31:0]
D[31:0]
HALT
IRL[3:0]
ALE
ROMCS
ROMBEN
MEMCS[9:0]
MEMWR[1:0]
CB[6:0]
OE[1:0]
BA[1:0]
IOSEL[3:0]
DDIRN
SYSERR
SYSAV
TXA
TXB
TDO
SCLK[1:0]
SCLK0
Jiri Gaisler - ESTEC/WS
Title
ERC32 core
Size
B
Document Number
ERC32EV1-A
Rev
1.0
Date:
Friday, April 26, 1996
Sheet
4
of
13



	Jiri Gaisler - ESTEC/WS	
Title	IU & FPU interconnection	
Size B	Document Number ERC32EV1-A	Rev 1.0
Date: Friday, April 26, 1996	Sheet 3 of 13	



Jiri Gaisler - ESTEC/WS		
Title: FPU in master/checker mode		
Size: B	Document Number: ERC32EV1-A	Rev: 1.0
Date: Friday, April 26, 1996	Sheet 5 of 13	



JIRI GAISLER - ESTEC/WS		
Title: 90C602E - FPU		
Size: B	Document Number	Rev: 1.0
Date: Thursday, April 25, 1996	Sheet 6 of 13	



	Jiri Gaisler - ESTEC/WS	
Title	IU in master/checker mode	
Size B	Document Number ERC32EV1-A	Rev 1.0
Date: Friday, April 26, 1996	Sheet 7 of 13	



	Jiri Gaisler - ESTEC/WS	
Title	90C601E - IU	
Size B	Document Number ERC32EV1-A	Rev 1.0
Date: Friday, April 26, 1996	Sheet 8 of 13	



Title	{Title}	
Size C	Document Number ERC32EV1-A	Rev 1.0
Date: Monday, June 17, 1996	Sheet 9 of 13	



Jiri Gaisler - ESTEC/WS		
Title: VME CONNECTORS - POWER		
Size: B	Document Number: ERC32EV1-A	Rev: 1.0
Date: Wednesday, May 01, 1996	Sheet 10 of 13	



Jiri Gaisler -ESTEC/WS		
Title: Boot PROM		
Size: A	Document Number: ERC32EV1-A	Rev: 1.0
Date: Wednesday, May 01, 1996	Sheet 11 of 13	



Jiri Gaisler - ESTEC/WS		
Title: RAM bank 0		
Size: B	Document Number: ERC32EV1-A	Rev: 1.0
Date: Wednesday, May 01, 1996	Sheet 12 of 13	



Jiri Gaisler - ESTEC/WS		
Title: Reset and RS232 connectors		
Size: B	Document Number	Rev: 1.0
Date: Wednesday, May 01, 1996	Sheet 13 of 13	